

## Introduction to System Z


Rick Barlow  
July 2026

# Agenda

- Introduction
- What is a Mainframe?
- Mainframe Hardware
  - Parts of the Central Processing Complex
    - Hardware Management Appliance
      - Hardware Management Console (HMC)
      - Virtual Support Element (SE)
    - Processors
    - Memory
    - I/O
  - Disk Subsystems
- IOCP and LPARs
- Hardware Management Console
- What is Virtualization?
- IBM Z Operating Systems


# Introduction

# What Makes IBM Z Different? Innovation Across the Stack!





# Not Just a Computer; A set of computers



# Interactive Processor Demos

- [IBM Interactive Product Tour Catalog](#)



Z15-T02



Z17-ME1



Z17-ME2  
*Coming soon*

# What is a Mainframe?

- IBM Definition


"Mainframes are data servers that are designed to process up to 1 trillion web transactions daily with the highest levels of security and reliability.

At their core, mainframes are high-performance computers with large amounts of memory and data processors that process billions of simple calculations and transactions in real-time. A mainframe computer is critical to commercial databases, transaction servers and applications that require high resiliency, security and agility."

# How Are Mainframes Unique?


# CPC Drawers

- Packaging to contain processors, memory, and connectors to:
  - PCIe I/O drawers
  - I/O drawers through InfiniBand features
  - Coupling links to other CPCs




- A Multi frame IBM Z CPC can have up to 4 CPC drawers
- A Single frame IBM Z CPC can have up to 2 CPC drawers
- Multiple drawers facilitates non-disruptive changes

# z17 Processor Drawer



- Each PU DCM:
  - 5nm
  - 8 cores per CP
  - 1 IO Engine
  - Four PU DCMs
- Each drawer:
  - 8 processor chips per CPC Drawer in 4 DCMs
  - Up to Four PU Chips per CPC Drawer
    - 8 PUs / SCMs, (7-11 active cores PNs)
    - 43 active PUs per drawer – Max43, Max90, Max136, Max183, Max208
  - 8 4U DDR4/DDR5 DDIMMs per Memory Controller; Max 48 DIMMs per CPC Drawer
  - 12 PCIe slots for both I/O fanouts and ICA 2.0 SR Coupling links


# Z15 Processor Drawer (Top View)



- Each PU SCM:
  - 14nm
  - Four PU SCMs
  - One Memory Controller per PU Chip
  - Five DDR4 DIMM slots per Memory Controller
    - 20 DIMMs total per drawer
- Each drawer:
  - Two logical PU clusters (0 and 1)
  - Up to Four PU Chips per CPC Drawer
    - 12 PUs / SCMs, (7-11 active cores PNs)
    - 8,17,27,38 active PUs per drawer
    - 41 active PUs per drawer – Max4, Max13, Max21, Max31 and Max65
  - One SC Chip (960 MB L4 cache)
  - DIMM slots: 20 DIMMs to support up to 8 TB of addressable memory (10 TB RAIM)
  - Two Flexible Support Processors/ OSC Cards
  - 12 fanout slots for PCIe+ I/O drawer or PCIe coupling fanouts (ICA SR)



# Processor Chips – z17




- **5nm 5HPP Technology**

- 8 cores per CP
- 1 IO Engine
- 24.1 Miles of wire per chip (5.3 more miles than z16)
- ~23 mm x 22 mm
- 31.0B transistors (7.5B more than IBM z16)

- 8 processor chips per CPC Drawer in 4 DCMs
- Up to 8 active cores per chip
- One DPU per chip
- One Integrated Accelerator for AI on every Telum II chip
- **On-Core L1 Cache**
  - Private 128K L1I and 128K L1D
- **On-Core/Chip L2 Cache**
  - Each core has access to a private 36 MB cache
  - Up to 18 MB of each cache can be used by other cores as virtual cache depending on the current activity
  - L2 cache of an inactive core becomes shared virtual L3 cache by the active cores of the chip
  - L2 cache of an inactive core of another CP can become virtual L4 cache
- **I/O buses**
  - Each CP chip will support up to 2 Gen-5 PCIe buses



# Processor Chips – z15




- 14nm SOI Technology
  - 12 Cores
  - 17 layers of metal
  - 696 mm<sup>2</sup> chip area
  - 9.2B transistors vs 6.2B on z14 ZR1
- 20% reduction area
- 20% reduction in power


- 4.5 GHz core frequency
- 7, 8, 9, 10 or 11 active cores per chip
- IBM Integrated Accelerator for z Enterprise Data Compression (zEDC)
  - On-chip compression accelerator (NXU)
- On Core L1/L2 Cache
  - L2-I from 2MB to 4MB per core
- On chip L3 Cache
  - Shared by all on-chip cores
  - Communicates with cores, memory, I/O and system controller single chip module.
  - L3 from 128MB to 256MB per chip
- I/O buses
  - Each CP chip will support up to 3 PCIe buses
    - PCIe+ I/O Drawer Fanout
    - ICA SR 1.1 Coupling Links

# Core Characterization

- Each core “characterized” by firmware for a particular use
  - Spare – operations moved to a spare in case of core failure
  - System assist processor (SAP) to handle I/O operations
  - Integrated firmware processor
  - zIIP – z Integrated Information Processor to run eligible Java, z/OS XML, DB2 DRDA, or z/OS Com Server IPsec workloads
  - IFL – Integrated Facility for Linux processor to run z/VM and Linux workloads
  - ICF – Internal Coupling Facility processor
  - CP – general purpose processor for all processing including sub-capacity capability.



Z15




Z17



# Memory

# z15 5-Channel RAIM Memory Controller Overview

RAIM = Redundant Array of Independent Memory



## Layers of Memory Recovery

### ECC

- Powerful 90B/64B Reed Solomon code

### DRAM failure

- Marking technology, no half sparing is needed
- 2 DRAM can be marked
- Call for replacement on third DRAM failure

### Lane Failure

- CRC with retry
- Data - lane sparing
- CLK - RAIM with lane sparing


### DIMM Controller ASIC failure

- RAIM Recovery

### Channel Failure

- RAIM recovery

# z15 Memory Usage and Allocation



\*HSA size is 160 GB on z15

I/O

# IBM Z I/O Subsystem

- Channel Subsystem (CSS)
  - Directs flow of information between I/O devices and main storage
  - Relieves instruction processors of communicating with I/O devices
    - System Assist Processor (SAP) interfaces with channel instead of instruction processors
    - Allows I/O operations to continue independently within instruction processors
  - Performs path management
  - Defines operating environment for correct running of all system I/O operations
  - Communicates with external devices through channels

# IBM Z I/O Subsystem (cont.)


- **Channel or Channel Path**
  - Component manages a single I/O interface between a channel subsystem and a set of control units
  - Unit transfers data concurrently with other channels and CPU
  - All devices plugged into it
    - E.g. 64 channels will transfer 64 streams of data concurrently
  - Hardware resides in PCIe I/O drawer with other I/O interconnect features
  - Hipersocket - type of channel implemented in firmware for network connectivity between logical partitions.



# IBM Z I/O Subsystem (cont.)

- **Subchannel**
  - Logical representation of device to operating system
  - Contains information for sustaining a single I/O operation
  - One is assigned for each device defined in a Logical Partition
- **Control Unit**
  - Logical capabilities necessary to operate and control I/O device
  - Adapts characteristics of each device to standard form of control provided by Channel Subsystem
  - Housed separately or physically and logically integrated with I/O device, channel subsystem or system itself
- **I/O device**
  - Attached to one control unit
  - Accessible through one or more channels

# z15 I/O Infrastructure




# z17 Next-gen I/O Infrastructure


The I/O firmware stack has included ASICs over the past 30 years. With the z17, that I/O functionality is being moved into the processor chip in a new section called the DPU.

This allows:


- Better I/O RAS
- Higher I/O density (4-port FICON cards and converged network adapter)
- Deliver new function with each new processor chip



# PCIe I/O Features




Traditional IBM Z I/O PCIe Features: FICON Express16S and 8S, OSA-Express5S and 4S, *Crypto Express4S*.




Native \*AKA Direct Attach) PCIe Feature: zEDC Express, 10GbE RoCE Express, *Flash Express*, and *Crypto Express5S*

All I/O Features on z17



# IBM Z I/O Subsystem Internal Bus Interconnect Speeds (GBps)




# Channel Subsystem Building Blocks




# FICON Express32-4P LX or SX



# Pre-z17 FICON Express16S – SX and 10KM



FC 0418 – 10KM LX, FC 0419 – SX






# Network Express 10/25Gb



# OSA-Express6S 1000BASE-T Ethernet Feature

| Mode                     | TYPE | Description                                                     |
|--------------------------|------|-----------------------------------------------------------------|
| OSA-ICC                  | OSC  | TN3270E, non-SNA DFT, OS system console operations              |
| QDIO                     | OSD  | TCP/IP traffic when Layer 3, Protocol-independent when Layer 2  |
| Non-QDIO                 | OSE  | TCP/IP and/or SNA/APPN/HPR traffic                              |
| Unified Resource Manager | OSM  | Connectivity to intranode management network (INMN)             |
| OSA for NCP (LP-to-LP)   | OSN  | NCPs running under IBM Communication Controller for Linux (CCL) |




FC 0426




Connector = RJ-45

# z17 PCIe 16 I/O slot drawer




# z15 PCIe 32 I/O slot drawer


Front



Rear





# Overview – HW Crypto support in IBM z15





# CPACF - CP Assist For Cryptographic Functions

- Provides a set of symmetric cryptographic and hashing functions
- Enhances encryption/decryption performance of clear-key operations
- Available on every Processor Unit defined as a CP, IFL, and zIIP
- Supported by z/OS, z/VM, z/VSE, z/TPF, and Linux on IBM Z
- Protected key support for additional security of H/W protected keys over S/W protected cryptographic keys



# Crypto Express5S

## Business Value

- High speed advanced cryptography; intelligent encryption of sensitive data that executes off processor saving costs
- PIN transactions, EMV transactions for integrated circuit based credit cards (chip and pin), and general-purpose cryptographic applications using symmetric key, hashing, and public key algorithms, VISA format preserving encryption(VFPE), and simplification of cryptographic key management.
- Designed to be FIPS 140-2 Level certification to meet regulations and compliance for PCI standards



### Accelerator

|       |     |
|-------|-----|
| TKE   | N/A |
| CPACF | NO  |
| UDX   | N/A |
| CDU   | N/A |

*Clear Key RSA  
operations and SSL  
acceleration*

### CCA Coprocessor

|       |           |
|-------|-----------|
| TKE   | OPTIONAL  |
| CPACF | REQUIRED  |
| UDX   | YES       |
| CDU   | YES(SEG3) |

*Secure Key crypto  
operations*

### EP11 Coprocessor

|       |          |
|-------|----------|
| TKE   | REQUIRED |
| CPACF | REQUIRED |
| UDX   | NO       |
| CDU   | NO       |

*Secure Key crypto  
operations*


# Crypto Express5S Standards Supported

- DES/TDES w DES/TDES MAC/CMAC
- AES, AESKW, AES GMAC, AES GCM, AES XTS mode, CMAC
- MD5, SHA-1, SHA-2 (224,256,384,512), HMAC
- VISA Format Preserving Encryption (VFPE)
- RSA (512, 1024, 2048, 4096) -> Performance improvement
- ECDSA (192, 224, 256, 384, 521 Prime/NIST)
- ECDSA (160, 192, 224, 256, 320, 384, 512 BrainPool)
- ECDH (192, 224, 256, 384, 521 Prime/NIST)
- ECDH (160, 192, 224, 256, 320, 384, 512 BrainPool)
- Montgomery Modular Math Engine
- RNG (Random Number Generator)
- PNG (Prime Number Generator) -> NEW
- Clear Key Fast Path (Symmetric and Asymmetric)



# IBM Z Security Certifications

The IBM z13 is designed for Common Criteria Evaluation Assurance Level 5+ certification for security of logical partitions.



# Disk Subsystems

# Mainframe Disk

- Also known as CKD, ECKD, FICON disk, DASD...
  - DASD = Direct Access Storage Device (i.e. magnetic disk)
  - Format of physical devices had count field, gap, optional key field, gap and data
  - Variable size key and data portions
  - Doing I/O involved building a channel program consisting of channel command words (CCWs) that located data and would read or write the data
  - Fast search of key fields by the control unit for random access
  - Control unit would implement the channel program



# Mainframe Disk (cont.)

- Today disk subsystems are much different
  - Cabinets full of less expensive scsi SSDs or disks which operate in block mode (fixed size, addressed via index with zero origin)
  - Sophisticated processors which emulate CKD to the mainframe
  - Data spread over many disks with parity data to protect from loss and corruption
  - Dynamic rebuild to recover from disk failures
  - Hot swappable devices
  - Redundant Array of Independent Disks (RAID) architecture
- Connected by either FICON (mainframe) or FBA (open)
  - FICON
    - Operating systems still perceive individual disk devices as in the past and perform I/O operations with ECKD channel programs.
    - Disk subsystem hides the details of physical disk I/O in the subsystem
  - FBA
    - Same devices as an open system – Linux, Power, etc

# Mainframe Disk (cont.)

- FICON

- Architecture allows only 1 active I/O per sub channel (i.e. device)
  - Queuing occurs in operating system
  - Bottlenecks relieved by defining Hyper Parallel Access Volumes (HyperPAVs)
    - Additional sub channels that point to the same base device
    - Allow more than one I/O operation to a given base device
    - Storage subsystems can handle more than one I/O to the same device
- Very well instrumented for identifying I/O performance problems and determining which component is causing the constraint (channel, control unit, device)
  - SCSI is improving


# IOCP and LPARs

# How Does Hardware Know About Configuration?

- **Input/Output Configuration Program (IOCP)**
  - Provides info for I/O subsystem necessary to control channel operations
  - Logical partitions
  - Channel paths and assignment to logical partitions
    - Control units attached to channel paths
    - I/O devices assigned to control units
  - Uses assembler-like macro instructions
  - Saves configuration into a hardware Input/Output Configuration Dataset (IOCDs)
- **z/OS and z/VM Hardware Configuration Definition (HCD) and Hardware Configuration Management (HCM) software simplify the process**
  - Especially with large configurations (i.e. 65,000 devices and lots of interconnects)
  - HCD is required if z/OS is present
  - Preferred tool for multiple CPCs with shared peripheral resources

# IOCP Macros

```
RESOURCE PARTITION=((CSS(0),(LINUXA,3),(LINUXB,4),(LINUXC,5),...
```



```
CHPID PATH=(CSS(0),06),SHARED,PARTITION=((LINUXA,LINUXB,... PCID=162 ...
```



```
CNTLUNIT CUNUMBR=0060,PATH=((CSS(0),06,07,08,09)),  
UNITADD=((00,128)),CUADD=0,UNIT=3990
```



```
IODEVICE ADDRESS=(1600,128),CUNUMBR=(0060),STADET=Y,UNIT=3390
```





# FICON Director (aka Switch)

- Provides dynamic connections between IBM Z and control units
  - Logically connect multiple control units to set of channels minimizing cabling
  - Maximize channel utilization
  - Enhances resiliency and availability
  - Makes large environments manageable and possible
- Necessary for use of FCP channels with Node Port ID Virtualization (NPIV)
  - Linux for IBM Z commonly uses this
- Enables growth
- Enables resource sharing
- IOCP identifies link addresses for connections between channels and control units



# Hardware Management Console (HMC)

# Hardware Management

- z16 and later
  - Hardware Management Appliance
    - Hardware Management Console
    - Virtual Support Element
- z15 and earlier
  - Support Elements
  - Hardware Management Console external
- Keyboard Monitor Mouse (KMM)
  - Displays, Keyboards
- Provide platform management functions
- Manage power-up and power-down
- Hold product firmware
- Monitor all system functions
- Service the system
- Two fully redundant appliances



# Hardware Management Console (HMC)

- Communicates with CPC through the CPC's Support Element (SE)
  - On z16 and later, HMC function runs as a task on the Hardware Management Appliance with a virtual SE function
- Tasks performed at HMC result in commands being sent to 1 or more SEs which issue commands to their CPCs
- CPCs can be grouped at the HMC so that a single command can be passed along to all of the CPCs defined to the HMC
- 1 HMC can control up to 100 SEs
- 1 SE can be controlled by up to 32 HMCs
- This is the interface a System Programmer uses to configure and manage an IBM Z

# HMC Web Interface

TSYSSENSA: Primary Hardware Management Console Workplace (Version 2.13.0) - Mozilla Firefox  
https://tsysensa.wslab.washington.ibm.com/hmc/connects/mainuiFrameset.jsp

## Hardware Management Console

tosp1b | Help | Logoff

Ensemble Management > ATSENS1 > Members > USYS

Virtual Servers | Hypervisors | Topology

Filter

Tasks Views: Images

| Select                | Name   | Status        | Activation Profile | Last Used Profile | OS Name  | OS Type | OS Level     |
|-----------------------|--------|---------------|--------------------|-------------------|----------|---------|--------------|
| <input type="radio"/> | UOSP01 | Operating     | UOSP01             |                   | SYSB     | z/OS    | V2R1         |
| <input type="radio"/> | UOSP02 | Exceptions    | UOSP02             |                   | SYSD     | z/OS    | V2R1         |
| <input type="radio"/> | UOSP03 | Operating     | UOSP03             | UOSP03            |          |         |              |
| <input type="radio"/> | UOSP04 | Not operating | UOSP04             | UOSP04            |          |         |              |
| <input type="radio"/> | UOSP05 | Operating     | UOSP05             |                   | VMOSP5   | z/VM    | 6.3.0 - 1401 |
| <input type="radio"/> | UOSP06 | Not operating | UOSP06             | UOSP06            |          |         |              |
| <input type="radio"/> | UOSP07 | Operating     | UOSP07             |                   | VMOSP7   | z/VM    | 6.2.0        |
| <input type="radio"/> | UOSP08 | Operating     | UOSP08             |                   |          | Linux   | 3.10.0       |
| <input type="radio"/> | UOSP09 | Operating     | UOSP09             |                   | ZMASTERS | z/VM    | 6.3.0 - 1401 |
| <input type="radio"/> | UOSP0A | Operating     | UOSP0A             |                   | BAC1     | z/OS    | V2R1         |
| <input type="radio"/> | UOSP0B | Not activated | UOSP0B             |                   |          |         |              |
| <input type="radio"/> | UOSP0C | Not activated | UOSP0C             |                   |          |         |              |
| <input type="radio"/> | UOSP0D | Not activated | UOSP0D             |                   |          |         |              |

Max Page Size: 500 Total: 85 Filtered: 85 Selected: 0


### Tasks: USYS

- System Details
  - Toggle Lock
- Daily
- Recovery
- Service
  - Change Management
  - Remote Customization
  - Operational Customization
- Object Definition
  - Configuration
  - Energy Management
  - Monitor

Status: Exceptions and Messages

Transferring data from tsysensa.wslab.washington.ibm.com...

# New Image Profile



# Existing Image Profile

TSYSENSA: Customize/Delete Activation Profiles - Mozilla Firefox

https://tsysensa.wslab.washington.ibm.com/hmc/content?taskId=465&refresh=538

### Customize Image Profiles: USYS:UOSP04 : UOSP04 : General

**USYS:UOSP04**

- UOSP04
  - General
  - Processor
  - Security
  - Storage
  - Options
  - Load
  - Crypto

Profile name: UOSP04 Assigned for activation

Description: z/VM SSI Cluster Member 1

Partition identifier: 4

Mode:  
ESA/390  
ESA/390 TPF  
Coupling facility  
LINUX only  
z/VM  
zAware

Clock Type Assignment  
☒ Standard time of day  
☐ Logical partition time offset

☒ Ensure that the image profile data conforms to the current maximum LICCC configuration.




Cancel Save Copy Profile Paste Profile Assign Profile Help

# What is Virtualization

- No Basic Mode on modern mainframe systems
- Virtualization happens in hardware  
Start Interpretive Execution (SIE) instruction
- Processor Resource / Systems Manager  
The foundational firmware/microcode on IBM Z and LinuxONE mainframes that acts as a hardware-level hypervisor. It enables the physical mainframe to be securely divided into multiple isolated environments called Logical Partitions (LPARs), allowing a single system to run diverse workloads simultaneously.
- z/VM  
z/VM creates virtual machines that adhere to hardware architecture. Hundreds to thousands of machines compared to a maximum of 208 LPARs. z/VM allows resource overcommitment allowing higher resource utilization. z/VM includes the CMS interactive environment providing better automation, measurement, and capacity planning tools.




# Virtualization



# z13 LPAR Dynamic PU Reassignment

- PR/SM dynamic relocation of running processor cores to different physical core locations
- Designed to optimize physical processor location for the current LPAR's logical processor configuration
- Triggers: Partition activation/deactivation, machine upgrades/downgrades, logical processors configured on/off
- Designed to provide the most benefit for:
  - Multiple drawer machines
  - Dedicated partitions and wide partitions with HiperDispatch active



S = S BUS    X = X BUS

# IBM Z Operating Systems

- **z/VM**  
A highly scalable virtualization hypervisor that enables organizations to run hundreds or thousands of virtual servers on a single IBM Z or IBM LinuxONE server. It isolates and manages operating systems like Linux, z/VM, z/OS, and z/TPF running in virtual machines with exceptional security and resource efficiency.
- **z/OS**  
A highly secure and scalable operating system for running mission-critical applications. Used by many large financial institutions. Hosts the vast majority of the world's data.
- **VSEn**  
A mainframe operating system licensed by 21CS (21st Century Software) that serves as the modern continuation and successor to IBM's traditional z/VSE environment. It maintains complete compatibility with legacy programs while bringing the system into modern hardware and hybrid cloud environments.
- **z/Transaction Processing Facility (z/TPF)**  
a highly available, specialized mainframe operating system. Designed for massive-scale, real-time transaction processing, it handles tens of thousands of messages per second with sub-three-second response times. It is primarily used by global airline reservation networks and credit card companies.
- **Linux**  
A free, open-source operating system that manages hardware resources and acts as a bridge between software and your physical computer.

# Summary

- IBM Z is different because
  - It is a complex of processors working together
  - It is an integrated design including hardware, operating systems, development tools, and application environments
- New processor design enables agile feature development and industry standard I/O connectivity
- Virtualization is integral to the IBM Z hardware
- Operating Systems to handle any IT solutions



**Thank you for attending!**

**More questions? Send to:** [questions@velocitysoftware.com](mailto:questions@velocitysoftware.com)

**Training, Education and Information**

<https://velocitysoftware.com/educate/>

**Presentations and Handouts**

<https://velocitysoftware.com/pdfs/>